Senior Design Verification Engineer

  • hyderabad
  • Should have hands on verification experience on any of these protocols : Ethernet/JESD204C, PCIe Gen-4/5, MACSEC
  • Should have hands on verification experience on using SV-UVM
  • Scripting experience is an added advantage
  • Strong analytical and problem solving skills

Exp 5+