AMS Verification Lead

  • Hyderabad
  • Cyient

Skills: AMS & wreal modeling, SV modeling and Testbench development, spectre/spice simulations, Basics of UVM, python and perl scripting BE/B.Tech in ECE /M.Tech in VLSI with 9 years experience in Analog Mixed Signal Verification Very Good experience in Verilog AMS, Verilog-A, WREAL, modeling of Analog blocks Very Good experience in Analog Mixed Signal verification simulation tools Good experience in System Verilog, UVM methodologies Good experience in creating the AMS Verification environment and able to create AMS Verification environment from scratch. Experience in Python, Perl, Shell scripting is added advantage. Good communication and documentation skills